### Features

- The protection IC and The Dual-Nch MOSFET to use common Drain are integrated into One-packaging IC.
- 2. Reduced Pin-Count by fully connecting internally.
- 3. Application Part
- 1) Protection IC
- 1 Uses high withstand voltage CMOS process
  - The charger section can be connected up to absolute maximum rating 28V.
- 2 Detection voltage precision
  - Overcharge detection voltage

- Overdischarge detection voltage

- Discharge overcurrent detection voltage

- 3 Built-in detection delay times (timer circuit)
  - Overcharge detection delay time

- Overdischarge detection delay time

- Discharge overcurrent detection delay time

- Short detection delay time


- With abnormal charger detection function
- ⑤ 0V charge function is allowed
- 6 Auto Wake-up function is not allowed

#### 2) FET

- ① Using advanced trench technology to provide excellent R<sub>00(00)</sub>, low gate charge and operation with gate voltage as low as 2.5V while retaining a 12V V<sub>00(000)</sub>.
- ② The protection for ESD
- 3 Common drain configuration
- 4 General characteristics
  - Vos (V) = 30V
  - $I_0 (A) = 8A$
  - Rss(on) < 37mΩ (Vss = 3.9V, Io = 5A)
  - ESD Rating: 2000V HBM

## ■ Pin Assignment

### [ Package: TEP-5L ]



	_ A	-	
	L t	2	Source 1(same as V <sub>88</sub> )
	3	3	Source 2
		4	N.C
BOTTOM VIEV	V>	5	V_
6			

1 Voc

# ■ Block Diagram

