

## ■ Features

1. The protection IC and The Dual-Nch MOSFET to use common Drain are integrated into One-packaging IC.
2. Reduced Pin-Count by fully connecting internally.
3. Application Part

### 1) Protection IC

- ① Uses high withstand voltage CMOS process.

- The charger section can be connected up to absolute maximum rating 30V.

- ② Detection voltage precision

- Overcharge detection voltage

$$\pm 35\text{mV} \text{ (Ta=25}^\circ\text{C)}, [+44, -50]\text{mV} \text{ (Ta= 30~76}^\circ\text{C)}$$

- Overdischarge detection voltage

$$\pm 58\text{mV} \text{ (Ta=25}^\circ\text{C)}, [+63, -76]\text{mV} \text{ (Ta= 30~76}^\circ\text{C)}$$

- Discharge overcurrent detection voltage

$$\pm 20\text{mV} \text{ (Ta=25}^\circ\text{C)}, [+21, -22]\text{mV} \text{ (Ta= 30~76}^\circ\text{C)}$$

- Charging overcurrent detection voltage

$$\pm 30\text{mV} \text{ (Ta=25}^\circ\text{C)}, \pm 32\text{mV} \text{ (Ta= 30~76}^\circ\text{C)}$$

- ③ Built-in detection delay times (timer circuit)

- Overcharge detection delay time

$$5.00 \pm 1.50\text{s} \text{ (Ta=25}^\circ\text{C)}, 5.00[+3.1, -1.85]\text{s} \text{ (Ta= 30~76}^\circ\text{C)}$$

- Overdischarge detection delay time

$$20.0 \pm 6.0\text{ms} \text{ (Ta=25}^\circ\text{C)}, 20.0[+12.4, -7.2]\text{ms} \text{ (Ta= 30~76}^\circ\text{C)}$$

- Discharge overcurrent detection delay time

$$12.0 \pm 4.0\text{ms} \text{ (Ta=25}^\circ\text{C)}, 12.0[+7.4, -4.6]\text{ms} \text{ (Ta= 30~76}^\circ\text{C)}$$

- Charging overcurrent detection delay time

$$16.0 \pm 5.0\text{ms} \text{ (Ta=25}^\circ\text{C)}, 16.0[+10.0, -6.1]\text{ms} \text{ (Ta= 30~76}^\circ\text{C)}$$

- Short detection delay time

$$300[+200, -70]\mu\text{s} \text{ (Ta=25}^\circ\text{C)}, 300[+295, -85]\mu\text{s} \text{ (Ta= 30~76}^\circ\text{C)}$$

- ④ 0V charge function is allowed

- ⑤ Auto Wake-up function is not allowed

### 2) FET

- ① Using advanced trench technology to provide excellent  $R_{\text{DS(on)}}$ , low gate charge and operation with gate voltage as low as 2.5V while retaining a 12V  $V_{\text{GS(MAX)}}$ .

- ② The protection for ESD

- ③ Common drain configuration

- ④ General characteristics

- $V_{\text{GS}}$  (V) = 24V



- $I_{\text{D}}$  (A) = 7A

- $R_{\text{DS(on)}} < 45\text{m}\Omega$  ( $V_{\text{GS}} = 4.5\text{V}$ ,  $I_{\text{D}} = 5\text{A}$ )

- ESD Rating : 2000V HBM

## ■ Pin Assignment

[ Package: TEP-5L ]



1	VDD
2	Source 1 (same as VSS)
3	Source 2
4	N.C (No connected)
5	V-
6	Drain

## ■ Block Diagram

