

# Features

- The protection IC and The Dual-Nch MOSFET to use common Drain are integrated into One-packaging IC.
- Reduced Pin-Count by fully connecting internally.
- Application Part

## 1) Protection IC


- ① Uses high withstand voltage CMOS process.
  - The charger section can be connected up to absolute maximum rating 28V.
- ② Detection voltage precision
  - Overcharge detection voltage  $\pm 25\text{mV}$  ( $T_a=25^\circ\text{C}$ ),  $\pm 30\text{mV}$  ( $T_a=-20\sim 60^\circ\text{C}$ )
  - Overdischarge detection voltage  $\pm 35\text{mV}$  ( $T_a=25^\circ\text{C}$ ),  $\pm 40\text{mV}$  ( $T_a=-20\sim 60^\circ\text{C}$ )
  - Discharging overcurrent detection voltage  $\pm 10\text{mV}$  ( $T_a=25^\circ\text{C}$ ),  $\pm 15\text{mV}$  ( $T_a=-20\sim 60^\circ\text{C}$ )
  - Charging overcurrent detection voltage  $\pm 20\text{mV}$  ( $T_a=25^\circ\text{C}$ ),  $\pm 30\text{mV}$  ( $T_a=-20\sim 60^\circ\text{C}$ )
- ③ Built-in detection delay times
  - Overcharge detection delay time  $1.00\pm 0.20\text{s}$  ( $T_a=25^\circ\text{C}$ ),  $1.00[+0.4, -0.35]\text{s}$  ( $T_a=-20\sim 60^\circ\text{C}$ )
  - Overdischarge detection delay time  $20.0\pm 4.0\text{ms}$  ( $T_a=25^\circ\text{C}$ ),  $20.0[+8, -7]\text{ms}$  ( $T_a=-20\sim 60^\circ\text{C}$ )
  - Discharging overcurrent detection delay time  $12.0\pm 3.6\text{ms}$  ( $T_a=25^\circ\text{C}$ ),  $6.0[+4.8, -4.2]\text{ms}$  ( $T_a=-20\sim 60^\circ\text{C}$ )
  - Charging overcurrent detection delay time  $6.0\pm 1.8\text{ms}$  ( $T_a=25^\circ\text{C}$ ),  $8.0[+2.4, -2.1]\text{ms}$  ( $T_a=-20\sim 60^\circ\text{C}$ )
  - Short detection delay time  $400[+160, -120]\mu\text{s}$  ( $T_a=25^\circ\text{C}$ ),  $400[+300, -175]\mu\text{s}$  ( $T_a=-20\sim 60^\circ\text{C}$ )
- ④ 0V charge function is not allowed
- ⑤ Auto Wake-up function is not allowed

## 2) FET

- ① Using advanced trench technology to provide excellent  $R_{\text{DS(ON)}}$ , low gate charge and operation with gate voltage as low as 2.5V while retaining a 12V  $V_{\text{GS(MAX)}}$ .
- ② The protection for ESD
- ③ Common drain configuration
- ④ General characteristics
  - $V_{\text{DS}}$  (V) = 24V
  - $I_{\text{D}}$  (A) = 6A
  - $R_{\text{SS(ON)}} < 47\text{m}\Omega$  ( $V_{\text{GS}} = 3.7\text{V}$ ,  $I_{\text{D}} = 4\text{A}$ )
  - ESD Rating : 2000V HBM

# Pin Assignment

[ Package: TEP-5L ]



1	N.C
2	Source 1(same as $V_{\text{SS}}$ )
3	Source 2
4	$V_{\text{DD}}$
5	$V_{-}$
6	Drain

# Block Diagram

